<?xml version="1.0" encoding="utf-8" ?>
<rss version="2.0">
<channel>
<title><![CDATA[EC21 Product Catalogs - analysis virtual prototyping]]></title>
<link><![CDATA[https://www.ec21.com/ec-market/analysis virtual prototyping.html]]></link><item>
<title><![CDATA[Chip Design Verification Methodology]]></title><link><![CDATA[https://s2c1.en.ec21.com/Chip_Design_Verification_Methodology--11743791_11831225.html]]></link><description><![CDATA[analysis, virtualization application scenarios and IP modeling in the early stage
Support SystemVerilog, Verilog and VHDL RTL level simulation
Hardware simulation accelerates super-large design simul]]></description><pubDate><![CDATA[20230808]]></pubDate></item>

</channel>
</rss>